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Abstract— A very wide tuning range MOSFET-C filter has
been introduced. The wide tuning range in this filter has
been achieved without using any switchable components or
programmable building blocks, while, the cutoff frequency of
the filter can be adjusted simply through a controlling bias
current. The filter has a low-pass characteristics with fc = 20Hz
to 184kHz while exhibiting a constant power consumption per
cutoff frequency over its entire tuning range. The proposed
MOSFET-C filter uses PMOS transistors in subthreshold regime
for implementing floating and widely adjustable resistors. The
ultra high resistivity of the resistances make them very suit-
able for implementing very low frequency and compact filters.
Implemented in 0.18µm CMOS technology, the filter exhibits a
relatively constant noise and linearity performance over its entire
tuning range. The active area of the proposed MOSFET-C filter
is 0.09mm2.
I. INTRODUCTION
Emerging new markets for multi-purpose and multi-standard
applications has made the design of reconfigurable integrated
circuits (ICs) very desirable [1], [2]. Having wide tuning
frequency range is one of the most important aspects needed
in design of reconfigurable circuits. This requirement has
attracted many designers for implementing power and cost
efficient circuits with wide frequency tuning range. To have
a power efficient and widely tunable integrated circuit, it
is desirable to have proportional power consumption (Pdiss)
and frequency of operation (fop), i.e.: Pdiss ∝ fop. While
digital CMOS integrated circuits can inherently cover a very
wide range of operating frequencies with scalable power
consumption [3], in analog integrated circuits it is generally
very difficult to have these properties simultaneously.
Changing the biasing condition to change the operating
frequency of an analog circuit has generally complex effects
on the circuit performance, specially on circuit dynamic range
(DR). Therefore, this approach is only useful for few tens of
percent variation of the desired parameter over the nominal
working condition. This is mainly because devices leave
their intended regime of operation by changing the biasing
condition. Some circuit techniques for extending the tuning
range by changing the biasing condition of devices, especially
MOS devices biased in triode region, are reported [4]. Bipo-
lar devices or MOS transistors that biased in subthreshold
regime and exhibit exponential I-V characteristics [5] can be
employed to extend the range that circuit can be operated
with changing the biasing conditions. A good example is log-
domain integrated continuous-time filters (CTFs) that exhibit
a very wide tuning range [6]. The other solution for extending
the operating frequency range in analog integrated circuits
is using some switchable or programmable components and
building blocks [7]-[10]. The main issues associated with this
approach are increasing the power consumption and Si area as
well as the circuit complexity. Meanwhile, by switching the
devices or blocks, it is very difficult to control some of the
main circuit parameters such as linearity and noise.
In this article, we introduce a new approach for imple-
menting very low power and widely tunable MOSFET-C filter
without using any switching components or building blocks.
Based on this approach, subthreshold MOS devices have been
used to implement very high-valued and floating resistors. As
will be shown later, this topology is also very suitable for
implementing very low frequency CTFs.
II. WIDELY TUNABLE MOSFET-C FILTER
Cutoff frequency of a MOSFET-C filter can be adjusted by
changing the size of capacitances or resistances. Using triode
MOS based resistors, it is possible to have enough flexibility
to compensate for the process and environmental variations
and tune the filter cutoff frequency on the desired value [11].
There are also some reports using varactors to provide the
desired tuning range [12]. However, to have a very wide tuning
range, generally programmable capacitor or resistor banks are
needed. The complexity and extra area due to the switchable
components reduces the power and area efficiency of this
approach.
A. Proposed Topology
Figure 1 proposes a first order MOSFET-C filter that uses
a variable resistance for adjusting its cutoff frequency. Here,
a widely tunable resistance and a high-gain and robust OTA
with scalable power consumption are the main building blocks
to implement a wide tuning range MOSFET-C filter. To
scale the circuit power consumption with respect to the filter
cutoff frequency (fc), it is necessary to change the power
consumption of the amplifier (through IB,OP ) proportional to
fc (or inversely proportional to R).
To have very wide tuning range as well as low power con-
sumption, MOS devices biased in subthreshold regime can be
utilized. The exponential I-V characteristics of MOS devices
in subthreshold makes the wide variation of biasing condition
Fig. 1. Tunable active-RC (MOSFET-C) filter using variable resistor. The
power consumption of the amplifier is scalable with respect to the filter cutoff
frequency.
Fig. 2. Resistance implementation based on subthreshold PMOS device:
proposed PMOS device (inset) and the measured I-V characteristics of the
proposed floating resistor for VSD < 0V and VSD > 0V.
possible. However, MOS devices in subthreshold regime have
very poor linearity performance. Biased in subthreshold, a
MOS device exhibits a medium linearity for voltage swing
of only few UT = k · T/q (q is the unit charge value, and
k is the Boltzmann’s constant). To extend the linearity range
of the device without the need for very large size devices,
the configuration of Fig. 2 (inset) can be utilized [13]. In
this configuration, the bulk terminal of the PMOS device is
connected to its drain, hence based on EKV model [5], [14]:
ISD = I0 · e
VDG−VT0
npUT (e
VSD
UT − 1) (1)
in which I0 = 2npµCox · WLeff U2T (np and µ are subthreshold
slope factor and carrier mobility in PMOS device, respec-
tively). Therefore, the equivalent resistance of this device is:
RSD = (
∂ISD
∂VSD
)−1 = (
npUT
ISD
)·( e
VSD/UT − 1
(np − 1)eVSD/UT + 1). (2)
Based on (1), this device can be used as a resistor with
medium linearity in a wider voltage swing compared to
the conventional configuration biased in weak-inversion. The
maximum voltage swing in this configuration is limited to
about 500mV, where the source-bulk diode starts to conduct a
current comparable to the drain current of this device.
Note that when VSD becomes negative, the current direction
is reversed and the device switches to conventional config-
uration in which the bulk is connected to source. In this
Fig. 3. Proposed floating resistance: (a) circuit schematic, (b) measured I-
V characteristics of the proposed configuration for different VC values, (c)
measured resistance of the proposed floating resistor with respect to the gate-
source voltage of MN (VC = VGS,MN = VSG,MP1,2).
case, the drain current will increase rapidly. This property
can help to implement high valued floating resistors with a
very wide adjusting range by connecting two back to back
PMOS transistors as shown in Fig. 3(a). In this circuit, MP1
and MP2 are implementing high valued resistances and MN
provides the necessary source-gate voltage for MP1 and MP2.
The resistivity of this floating resistance can be adjusted by
changing the source-gate voltage of PMOS devices through
adjusting the bias current of MN (IC). The measured I-
V characteristics of this floating resistance show moderate
linearity in a very wide voltage range. Based on measurement
results shown in Fig. 3(b), this floating resistance exhibits
medium linearity performance and has been used in this
work to implement a widely tunable MOSFET-C filter. The
adjustability range of the proposed floating resistance is shown
in Fig. 3(c).
B. Dynamic Range
The topology of the MOSFET-C shown in Fig. 1 is well
suited for implementing constant dynamic range (DR) widely
adjustable filters. This property is mainly due to the almost
constant noise and linearity performance of the filter while
the cutoff frequency of the filter changes. The total rms (root-
mean square) input referred noise of the filter shown in Fig.
1 is:
v2n,rms,in = γF · (k · T/C) (3)
in which γF indicates the circuit excess noise factor and
depends on topology of the amplifier, resistances, and filter
frequency transfer function especially filter quality factor (Q),
k is Boltzmann’s constant, and T is the junction temperature in
kelvin. Regarding (3) and assuming that the noise of amplifier
scales with its power consumption (or equivalently, assuming
γF is bias independent), constant capacitor size results in
constant rms filter noise in different cutoff frequencies.
On the other hand, based on (2) the linearity of the resis-
tance introduced in Fig. 2 is independent to the bias current
or VSG and the dependence on VSD is the same for different
bias currents. Hence, as far as the devices are in subthreshold
regime, the linearity performance of the resistance remains un-
changed. The linearity improves by entering into the medium
and strong inversion regions.
C. Amplifier
To implement a filter with scalable power consumption
proportional to its cutoff frequency, it is necessary to design
a scalable power amplifier. In this work a two stage amplifier
topology has been utilized in which the unity gain-bandwidth
(UGBW) of the amplifier is:
UGBW ' gm1/(2piCC) (4)
which is proportional to gm1 (transconductance of the input
stage), and inversely proportional to the compensation capac-
itance (CC). Assuming the input devices are in subthreshold,
then:
UGBW ' ISS
2nUT
· 1
2piCC
(5)
which is proportional to the bias current of the input stage of
amplifier (ISS). Meanwhile, to have a phase margin of at least
60◦ [16]:
fp,nd ≥ 3× UGBW (6)
where, fp,nd is the non-dominant pole of the amplifier. Since
the value of fp,nd is inversely proportional to the load resis-
tance GL = 1/RL (RL is equivalent load resistance of the
amplifier and is calculated in (2)) and GL is proportional to
the bias current, by proper choosing the size of devices, it
is possible to make the inequality presented in (6) indepen-
dent of bias current. Therefore, as far as the devices are in
subthreshold regime, the stability of the circuit is guaranteed.
Fig. 4. A second order MOSFET-C filter. All the resistors are implemented
using the floating resistor introduced in Fig. 3(a).
Fig. 5. Chip photomicrograph of the proposed filters implemented with
0.18µm CMOS technology.
III. EXPERIMENTAL RESULTS
A second order MOSFET-C filter based on the topology
shown in Fig. 4 has been implemented in 0.18µm CMOS
technology. The chip photomicrograph of the filter is shown
in Fig. 5. The proposed filter occupies a Si area of 420µm
× 210µm while uses MiM capacitors. Depicted in Fig. 5,
it is possible to compare the area of the proposed floating
resistances with the size of other components in the circuit.
The measured frequency response of the filter versus input
frequency controlling current (IF ) is shown in Fig. 6(a). In
this measurement, bias current of all resistors as well as bias
current of the amplifiers are scaled with respect to the IF . As
can be seen in this figure, the controlling current can be as
low as IC=100pA for fC '20Hz while the capacitors used
to implement this filter are 2pF. Therefore, this topology can
be also very suitable for implementing very low frequency
filters. The normalized power consumption of the proposed
second order filter is 1080pW/Hz. Figure 6(b) compares the
tunability of this filter in comparison to the simulation results.
As shown in Fig. 6(c), it is possible to adjust the Q of the filter
independent to the cutoff frequency through adjusting R2 in
Fig. 4.
The measured total rms noise and third intercept point
(IP3) of this filter are about 50µVrms and 9dBm, respectively.
As expected, the noise level remains relatively constant for
different cutoff frequencies. Meanwhile, as long as the devices
Fig. 6. Measured MOSFET-C filter characteristics: (a) frequency transfer
characteristics, (b) cutoff frequency versus tuning current in comparison to
the simulation results, (c) Q tuning by changing R2 value (IC=1nA).
TABLE I
SPECIFICATIONS OF THE FILTERS
Parameter MOSFET-C Unit
VDD 1.8 [V]
Technology 0.18µm CMOS [-]
Order 2 [-]
fc,min 20 [Hz]
fc,Max 184k [Hz]
fc,Max/fc,min 9’200 [Hz/Hz]
Normalized Pdiss 540 [pW/Hz/pole]
Area 0.09 [mm2]
Normalized Area 0.045 [mm2/pole]
Noise 50 [µVrms]
IP3 9 [dBm]
IMFDR 70 [dB]
FOM 202 [-]
in the floating resistors shown in Fig. 3(a) are in subthreshold
regime, filter exhibits a constant IP3. When devices enter
strong inversion, IP3 improves by increasing the controlling
current.
Table I summarizes the specifications of the filter. This filter
filter consumes 540pW/Hz/pole and occupies 0.045mm2/pole
area. The figure of merit (FoM) that is achieved based on
definition in [15] is 202 which is much better compared
to the other already published reports. This improvement is
mainly due to the simple topologies used to implement the
circuits which has also concluded in a very area efficient
implementation.
IV. CONCLUSION
In this article, we introduced a continuous-time MOSFET-
C filter with very wide tuning range. The proposed filter
uses a compact floating resistor implemented by subthreshold
PMOS devices that can be adjusted in a very wide range.
This technique is especially suitable for implementing very
low frequency filters with a good linearity and dynamic range.
The filter uses constant capacitors which implies constant rms
noise level for the entire tuning range. Measurements show that
the linearity remains also almost constant for the entire tuning
range. Power consumption scales proportional to the cutoff
frequency which makes this topology very power efficient.
Implements in 0.18µm CMOS technology, the area of the
proposed second order MOSFET-C filter is 0.09mm2.
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